Part Number Hot Search : 
1SMA4737 5KP70 YG862C15 MAX14532 AK4250VT UDA1325H TEA571 UD4001
Product Description
Full Text Search
 

To Download LPC3141FET180 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  lowest cost arm9 with hs usb 2.0 otg & decryption engine nxp arm926ej-s processors lpc3143 & lpc3141 embedded designers can now take advantage of higher performance, lower cost, lower power consumption, and a smaller footprint ? while adding flexible usb connectivity and a decryption engine. - secure nand flash boot (lpc3143) - 512-bit secure otp - dma controller - four 32-bit timers - watchdog timer - pwm module - random number generator (rng) - general-purpose i/o pins (gpio) - event router - interrupt controller - jtag interface } operating voltage & temperature - core voltage: 1.2 v - i/o voltage: 1.8, 2.8, 3.3 v - temperature: -40 c to +85 c } package - tfbga180: 12x12 mm2, 0.8 mm pitch applications - consumer - industrial - medical - communication - automotive infotainment key features } cpu platform - 270-mhz, 32-bit arm926ej-s - 16 kb d-cache & 16 kb i-cache - memory management unit (mmu) } internal memory - 192 kb embedded sram } external memory interface - nand flash controller with 8-bit ecc - 128-bit aes decryption engine (lpc3143) - 8/16-bit multi-port memory controller (mpmc): sdram and sram } communication & connectivity - high speed usb 2.0 otg with on-chip phy - two i 2 s interfaces - master/slave pcm - master/slave spi - two master/slave i 2 c - fast uart - memory card interface (mci) : mmc/sd/sdio/ce-ata - four channel 10-bit adc - integrated 4/8/16-bit 6800/8080 compatible lcd interface } system function - dynamic clock gating & scaling - selectable boot-up: spi flash, nand flash, sd/mmc cards, uart or usb
providing high speed transfer rates (up to 480 mbps) and supports device, host and on-the-go (otg) operations. the secure one-time-programmable (otp) memory provides a unique id, the ability to store secure keys/usb product id, and the option to access jtag securely. third-party development tools through third-party suppliers we offer a range of development and evaluation tools for our microcontrollers. for the most current listing, please visit www.nxp.com/microcontrollers. selection guide for lpc3143/1 family lpc3143/1 block diagram part number sram (kb) hs usb, otg a/d converter (channel x bit) lcd interface mmc, sd, sdio, ce-ata spi i 2 c- bus i 2 s decryption engine secure otp temperature range (c) package lpc3143 192 1 4 x 10 1 1 1 2 2 yes yes -40 to +85 tfbga180 lpc3141 192 1 4 x 10 1 1 1 2 2 no yes -40 to +85 tfbga180 www.nxp.com ?2009 nxp b.v. all rights reserved. reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. the information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. no liability will be accepted by the publisher for any consequence of its use. publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. date of release: may 2009 document order number: 9397 750 16746 printed in the netherlands brb302 interrupt controlle r arm926ej- s i-cache 16 kb d-cache 16 kb mmu da ta inst r bus ma trix (mul ti-la yer ahb) gpi o event router dm a controlle r timers 4 wa tchdog cgu pw m rng system functions cpu pla tform external memo ry interf aces secure ot p system control power control pl l mci mmc/sd/ sdio/ce- at a usb 2. 0 hs ot g ua rt pcm lc d interf ace 10-bit adc communica tion & connectivity nand flash w/ aes decr yption engine* mpmc (sram & sdram ) internal memo ry rom 192 kb sram i 2 c0 i 2 c1 i 2 s0 i 2 s1 spi the nxp lpc3143/1 family combines a 270-mhz arm926ej cpu core, high speed usb 2.0 otg, up to 192 kb sram, nand flash controller with a 128-bit aes decryption engine (lpc3143), flexible external bus interface, four channel 10-bit a/d and a myriad of serial and parallel interfaces. to optimize system power consumption, the lpc3143/1 have multiple power domains and a very flexible clock generation unit (cgu) that provides dynamic clock gating and scaling. the usb interface contains a utmi+ compliant transceiver (phy), a dedicated pll, and a dedicated dma engine * aes available on lpc3143 only


▲Up To Search▲   

 
Price & Availability of LPC3141FET180

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X